I. INTRODUCTION
T HE observation of the resistive switching (RS) phenomenon in a wide variety of oxide films has attracted a great deal of attention in the last years because of its implications for the field of nonvolatile memory devices [1] . The change in the resistance state of MIM structures caused by the application of pulsed or ramped voltage has been ascribed to the formation and dissolution of filamentary conductive pathways of atomic dimensions spanning the oxide layer. The physical mechanism behind this property is thought to be a redox process that involves the displacement of oxygen vacancies. Remarkably, the effect has been recently shown to occur in silicon-rich silica (SiO x ) films demonstrating the feasibility of producing Si-based RRAM devices [2] . A number of conduction models have been proposed to account for the I-V characteristic after the initial forming of the oxide layer. These are mainly based on Poole-Frenkel, trap assisted tunneling, Schottky emission, space charge limited and point-contact conduction [1] , [3] . Other approaches rely on circuital descriptions including linear and nonlinear devices [4] , [5] . Interestingly, none of them explains the distinctive shapes of the I-V curves in the high resistance state (HRS) and low resistance state (LRS) by means of a single equation model driven by the magnitude of the current flowing through multiple leakage paths. It has been shown that the HRS I-V exhibits a linear dependence with the voltage at low biases and exponential or power-law at high biases [6] .
On the other hand, the LRS I-V is mainly Ohmic, though some deviations have been reported [5] , [7] . In this letter, we propose an equivalent electric circuit which consists of an appropriate combination of multiple diode-like conducting structures and series resistances that is able to capture all the above mentioned features.
II. EXPERIMENTAL DETAILS
The MIM structures investigated in this work were fabricated on Si substrates with a pre-processed thermal 4 μm-thick SiO 2 layer. The bottom electrode of the devices consisted of a uniform 100 nm-thick layer of TiN deposited by sputtering at room temperature. The SiO x layers (30 nm thick) were deposited by magnetron cosputtering at 250°C using two confocal cathodes: SiO 2 and Si under pure Ar plasma. The excess silicon content of the films was 11 at%. Samples were annealed at 600°C post deposition in an Ar atmosphere. A top layer of TiN, identical to the one used for the bottom electrode, was deposited to form the top contacts (125 μm × 125 μm), which were defined using standard lift-off techniques. The devices were initially electroformed with a maximum voltage ramp to around 7-8 V and 10 −3 A current compliance. The top electrode was positively biased during the unipolar set/reset processes. More details about the electrical behaviour of the devices can be found in [2] . Fig. 1(a) and (b) shows two possible arrangements of N diodes in parallel in combination with series resistances. In the case of Fig. 1(a) , the corresponding equation for the current flow reads:
III. MODEL DESCRIPTION AND DISCUSSION
where α i and I 0i are constants that characterize each diode and R i is the series resistance for the branch i. I i is the current that flows through a single diode. The solution for N identical diodes 
Fig. 2. Model results using Eqns. (2) (dashed lines) and (4) (solid lines). HRS
and LRS are the high and low resistance states, respectively. N is the number of diodes.
with parameters α, I 0 , and R reads [8] :
where W is the Lambert function [9] , i.e., the solution of the transcendental equation we w = x. Since (2) is nothing but N times the current flowing through a single branch of the circuit, the shape of the I-V curve for a single diode-series resistance system is always preserved (see the dashed lines in Fig. 2) . This is at variance with the expected behaviour for RS. However, let's consider the arrangement shown in Fig. 1(b) in which a single resistance drives the current that flows through each diode. Now, the circuit equation reads:
whose solution for N identical diodes is given by the expression: Fig. 2 shows the effect of increasing the number of diodes on the shape of the I-V curve (solid lines): as the current increases a gradual transition from the exponential to the linear Fig. 3 . Typical set I-V characteristic in (a) linear-linear and (b) log-linear axis. The solid line was calculated using (4) . N is the number of diodes.
regime at the highest biases occurs. This is a consequence of the increasing potential drop across R. As in Hur's model, R can be attributed to the presence of an oxygen-vacancy doped region within the device [4] . The slope increase in the HRS I-V curves at the highest biases (see Fig. 2 ) is often attributed to space charge limited conduction [10] . Fig. 3(a) and (b) shows typical set I-V characteristic both in linear-linear and log-linear axis plots, respectively. The solid lines were obtained using (4). The curves show multiple steps associated with the formation of parallel leakage paths (up to N = 5). Remarkably, the amplitude of the steps is compatible with the generation of identical diode-like structures. Notice also that, after the formation of the diode array, the I-V curve remains nonlinear. This means that for this particular example, R plays a secondary role and the exponential behaviour is preserved. Fig. 4(a) and (b) shows several cases corresponding to reset I-V characteristics. As can be seen from these figures, (4) is able to capture not only the exponential HRS mode after complete reset but also the Ohmic (N = 2000) and non-Ohmic LRS regimes (N = 180 and N = 150) [6] . Notice that the use of identical diodes is of course an oversimplification of the problem since the same arguments hold for dissimilar conductive structures (mainly with different I 0i ). Under this circumstance, N just indicates the relative current increase with respect to the lower I-V curve modeled (N = 1). This explains why large values of N are obtained in some cases, particularly for the LRS I-V characteristics in Fig. 4 . Even if a single filament dominates, the change from exponential-like to Ohmic-type conduction is determined by how the applied bias drops across the different parts of the structure.
Finally, it is worth mentioning that (4) can be analytically derived so that an exact expression for the differential conductance g of the model can be obtained. Thanks to the property of the Lambert function dW/dx = W (x)/[x(W (x) + 1)] [9] , g can be expressed for the arrangement of N diodes in parallel with a single series resistance as where I as a function of the applied voltage V can be calculated from (4). According to (5), as expected, when the number of diodes is very large, g reduces to R −1 . Having a continuous and derivable analytic expression for the differential conductance is not only essential for small-signal analysis but also for the computational algorithms implemented in circuit simulators like SPICE [11] .
IV. CONCLUSION
A simple circuital representation for the multilevel I-V characteristics in RS SiO x -based MIM devices was reported. The solution to the equivalent circuit is expressed in terms of the Lambert W function. The proposed approach gives a natural explanation for the shape of the I-V characteristics both for the LRS and HRS using a single-equation description. An analytic expression for the differential conductance was also provided. ACKNOWLEDGMENT E. Miranda acknowledges the Royal Academy of Engineering, U.K., for a Distinguished Visiting Fellowship Award 2013.
